CD74ACT164PWR

Texas Instruments
595-CD74ACT164PWR
CD74ACT164PWR

Mfr.:

Description:
Counter Shift Registers 8-Bit Serial-In/Para llel-Out Shift Regi

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2.950

Stock:
2.950 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
Rp-
Ext. Price:
Rp-
Est. Tariff:

Pricing (IDR)

Qty. Unit Price
Ext. Price
Rp15.590 Rp15.590
Rp11.193 Rp111.930
Rp10.090 Rp252.250
Rp8.881 Rp888.100
Rp8.286 Rp2.071.500
Rp7.935 Rp3.967.500
Rp7.918 Rp7.918.000
Full Reel (Order in multiples of 3000)
Rp7.287 Rp21.861.000
Rp7.112 Rp42.672.000

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
Serial-In, Parallel-Out
Serial to Parallel
8 Circuit
8 bit
TSSOP-14
ACT
Shift Register
4 Input
Push-Pull
6 ns
4.5 V
5.5 V
- 55 C
+ 125 C
Reel
Cut Tape
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: CN
High Level Output Current: - 24 mA
Input Type: CMOS
Low Level Output Current: 24 mA
Mounting Style: SMD/SMT
Number of Output Lines: 8 Output
Operating Supply Voltage: 4.5 V to 5.5 V
Product: Shift Registers
Product Type: Counter Shift Registers
Reset Type: Asynchronous
Series: CD74ACT164
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Triggering Type: Rising Edge
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
USHTS:
8542390090
TARIC:
8542319000
MXHTS:
8542399999
ECCN:
EAR99

CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers

Texas Instruments CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers have two serial inputs (A and B) connected through an AND gate and an asynchronous clear (CLR). The device requires a high signal on both A and B to set the input data line high; a low signal on either will set the input data line low. Data at A and B can be changed while CLK is high or low, provided the minimum set-up time requirements are met.