SN74LV2T74PWR

Texas Instruments
595-SN74LV2T74PWR
SN74LV2T74PWR

Mfr.:

Description:
Flip-Flops 1.8-V to 5.5-V singl e power supply dual

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2.905

Stock:
2.905 Can Dispatch Immediately
Factory Lead Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
Rp-
Ext. Price:
Rp-
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 3000)

Pricing (IDR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
Rp7.883 Rp7.883
Rp5.465 Rp54.650
Rp4.887 Rp122.175
Rp4.239 Rp423.900
Rp3.924 Rp981.000
Rp3.749 Rp1.874.500
Rp3.591 Rp3.591.000
Full Reel (Order in multiples of 3000)
Rp3.381 Rp10.143.000
Rp3.293 Rp19.758.000
† A MouseReel™ fee of Rp98.000 will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Flip-Flops
RoHS:  
LV
TSSOP-14
CMOS
1.6 V
5.5 V
SMD/SMT
- 40 C
+ 125 C
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: CN
Number of Input Lines: 2 Input
Number of Output Lines: 2 Output
Product Type: Flip Flops
Series: SN74LV2T74
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CAHTS:
8542390000
USHTS:
8542390090
TARIC:
8542319000
MXHTS:
8542399999
ECCN:
EAR99

SN74LV2T74/SN74LV2T74-Q1 Dual D-Type Flip-Flop

Texas Instruments SN74LV2T74/SN74LV2T74-Q1 Dual D-Type Flip-Flops contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset (PRE) input sets the output high. A low level at the clear (CLR) input resets the output low. Preset and clear functions are asynchronous and not dependent on the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs (Q, Q) on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the input clock (CLK) signal. Following the hold-time interval, data at the data (D) input can be changed without affecting the levels at the outputs (Q, Q). The output level is referenced to the supply voltage (VCC) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.