A3T2GF40CBF-HPI

Zentel Japan
155-A3T2GF40CBF-HPI
A3T2GF40CBF-HPI

Mfr.:

Description:
DRAM DDR3&DDR3L 2Gb, 128Mx16, 1866 at CL13, 1.35V&1.5V, FBGA-96, Ind. Temp.

Datasheet:
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
More Information
Learn more about Zentel Japan A3T2GF40CBF-HPI

In Stock: 1.884

Stock:
1.884 Can Dispatch Immediately
Factory Lead Time:
20 Weeks Estimated factory production time for quantities greater than shown.
Quantities greater than 1884 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
Rp-
Ext. Price:
Rp-
Est. Tariff:

Pricing (IDR)

Qty. Unit Price
Ext. Price
Rp189.709 Rp189.709
Rp176.396 Rp1.763.960
Rp170.966 Rp4.274.150
Rp166.937 Rp8.346.850
Rp162.733 Rp16.273.300
Rp157.478 Rp39.369.500
Rp148.019 Rp74.009.500
Rp144.165 Rp144.165.000
2.090 Quote

Product Attribute Attribute Value Select Attribute
Zentel Japan
Product Category: DRAM
RoHS:  
SDRAM - DDR3L
2 Gbit
16 bit
933 MHz
FPGA-96
128 M x 16
1.283 V
1.575 V
- 40 C
+ 95 C
DDR3(L)
Tray
Brand: Zentel Japan
Country of Assembly: Not Available
Country of Diffusion: Not Available
Country of Origin: TW
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 2090
Subcategory: Memory & Data Storage
Supply Current - Max: 82 mA
Tradename: Zentel Japan
Unit Weight: 234,800 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Datasheet

CNHTS:
8542329010
USHTS:
8542320036
ECCN:
EAR99

DDR3 SDRAM

Zentel DDR3 SDRAM features a high-speed data transfer that is realized by the 8 bits prefetch pipelined architecture. The SDRAM has a double-data-rate architecture with two data transfers per clock cycle. They have a bi-directional differential data strobe (DQS and /DQS) and are transmitted/received with data for capturing data at the receiver. DQS is edge-aligned with data for READs; center-aligned with data for WRITEs. The differential clock inputs (CK and /CK) DLL aligns DQ and DQS transitions with CK transitions.

FEATURED PRODUCTS
ZENTEL JAPAN

Supplier Image
View All Newest Products from Zentel Japan

An unexpected error has occurred.


Have a question? Please visit the Help Centre.
For questions about a specific order, please log in to your account.

If you encounter further problems, please contact us on 800-346-6873 or email help@mouser.com.